RETI LOGICHE

Virginio Cantoni

Sito del corso: http://vision.unipv.it/reti-logiche/

Design of Integrated Digital Systems



System Level

 Abstract algorithmic description of high-level behavior

```
{static Queue_t *packet_queue;
```

```
packet_queue = add_packet(packet_queue, packet);
...}
```

- abstract because it does not contain any implementation details for timing or data
- efficient to get a compact execution model as first design draft
- difficult to maintain throughout project because no link to implementation

RTL Level

- Cycle accurate model "close" to the hardware implementation
 - bit-vector data types and operations as abstraction from bit-level implementation
 - sequential constructs (e.g. if then else, while loops) to support modeling of complex control flow

4

```
module mark1;
reg [31:0] m[0:8192];
reg [12:0] pc;
reg [31:0] acc;
reg[15:0] ir;
always
   begin
     ir = m[pc];
     if(ir[15:13] == 3b'000)
        pc = m[ir[12:0]];
     else if (ir[15:13] == 3'b010)
        acc = -m[ir[12:0]];
     • • •
   end
endmodule
```

Gate Level

✓ Model on FINITE-STATE MACHINE LEVEL

- models function in Boolean logic using registers and gates
- various delay models for gates and wires



• in this course we will deal with gate level

Transistor Level

- Model on CMOS transistor level
 - depending on application function modeled as resistive switches
 - used in functional checking
 - or full differential equations for circuit simulation
 - used in detailed timing analysis



Layout Level

 Transistors and wires are laid out as polygons in different technology layers such as diffusion, poly-silicon, metal, etc.



Design of Integrated Systems



Project Time

Processor Growth: Moore's Law



Global Internet Traffic by Device Type



Tablets are the fastest-growing device category with 29 percent CAGR (3.6-fold growth) over the forecast period, followed by machine-to-machine (M2M) connections with 26 percent CAGR (Compound Annual Growth Rate).

M2M Traffic Growth



While the number of connections is growing threefold, global M2M IP traffic will grow 11-fold over this same period (Exabyte 10 alla 18)

Binary Values: Other Physical Quantities

What are other physical quantities represent 0 and 1?

- CPU Voltage
- Disk
 Magnetic Field Direction
- CD Surface Pits/Light
- Dynamic RAM Electrical Charge
- •

Signal Example - Physical Quantity: Voltage



Signal Examples Over Time



Design Challenges

- Systems are becoming huge, design schedules are getting tighter
 - > 100 M gates are common for ASICs
 - > 0.4 M lines of C-code to describe system behavior
 - > 5 M lines of RLT code
- ✓ Design teams are getting very large for big projects
 - several hundred people
 - differences in skills
 - concurrent work on multiple levels
 - management of design complexity and communication very difficult
- ✓ Design tools are becoming more complex but still inadequate
 - typical designer has to run ~50 tools on each component
 - tools have lots of bugs, interfaces do not line up etc.

Design Challenges

- Decision about design point very difficult
 - compromise between performance / costs / time-to-market
 - decision has to be made 2-3 years before design finished
 - design points are difficult to predict without actually doing the design
 - scheduling of product cycles
- Functional verification
 - simulation still main vehicle for functional verification but inadequate because of size of design space
 - results in bugs in released hardware that is very expensive to recover from (different in software)

Gartner Hype Cycle



Gartner Hype Cycle 2016



Gartner Hype Cycle 2017



gartner.com/SmarterWithGartner

Source: Gartner (July 2017) © 2017 Gartner, Inc. and/or its affiliates. All rights reserved.

Gartner

Hype Cycle for Emerging Technologies, 2018



Time