



LABORATORIO DI VISIONE ARTIFICIALE

Tel. 0382/391372

Telefax 0382/412881

Tecniche e Strumenti per l'Elaborazione di Immagini
ed il Riconoscimento di Forme

Parte II: Livello Alto e Strumenti Disponibili

10.


1 Dicembre 1989

c/o SPERONI Spa, Spessa Po

V. Cantoni:

*Architetture e Linguaggi
per l'Elaborazione di Immagini
Reti Neurali.*

IMAGE UNDERSTANDING PROCESS



SYMBOLIC APPROACH

PREPROCESSING : Enhancement, restoration and preparation in view of an automatic design.
(point dependent; local; global; ...)

PRIMITIVES EXTRACTION : Extraction of salient features and pertinent primitives.

SYMBOLIC DESCRIPTION : Compact description to make obvious relations among primitives.

INTERPRETATION : Understand the image content.

TIPO DI ELABORAZIONE / ARCHITETTURA

LIVELLO:

ELABORAZIONE A BASSO
LIVELLO

ELABORAZIONE AD ALTO
LIVELLO

DATI:

STRUTTURA REGOLARE
GRANDI QUANTITÀ

STRUTTURA NON REGOLARE
QUANTITÀ NON ELEVATE

PARALLELISMO:

BIT

ACCESSO AI VICINI

IMMAGINE

OPERAZIONE

SOTTO-PROCESSO

ARCHITETTURA:

A MATRICE DI PROCESSORI
"PIPELINE"

MULTIPROCESSORI A BA
ARCHITETTURE RICONFIGURABILI

IMAGE PROCESSING ARCHITECTURES CLASSIFICATION SCHEMES

LEVELS OF PARALLELISM

Samuelson, - 1980

FOUR DIMENSIONS OF PARALLELISM MAY BE INTRODUCED:

■ THE SEQUENCE OF OPERATIONS

OPERATOR PARALLELISM = PIPELINING

■ THE IMAGE COORDINATES

IMAGE PARALLELISM


■ THE NEIGHBORHOOD POINTS

NEIGHBORHOOD PARALLELISM


■ THE PIXEL BITS

WORD CONVENTIONAL PARALLELISM


b1)



b2)



c)



a)






IMAGE PROCESSING ARCHITECTURES CLASSIFICATION SCHEMES

INTERPROCESSOR COMMUNICATION MODES




INTERPROCESSOR COMMUNICATION MODES

HETEROGENEOUS FUNCTIONALLY DEDICATED/FIXED INTERCONNECTED STRUCTURE




CYTOCOMPUTER



SYSTOLIC


DATA DEPENDENT SYSTEMS

DATA FLOW ARCHITECTURE FOR IMAGE PROCESSING




TIP

PIRAMID STRUCTURE




ARRAY SISTOLICI E A FRONTE D'ONDA

WAP




THE PVH SYSTEM



HARDWARE ORIENTED ARCHITECTURES


SPECIAL FUNCTION SYSTEMS




Special Function Processor System

INNER PRODUCT COMPUTERS

$$R = \sum_{i=1}^n A_i B_i$$




An Inner Product Computer Design.



An IPC computer organization for Image Processing.


INTERPROCESSOR COMMUNICATION MODES

HETEROGENEOUS FUNCTIONALLY DEDICATED / BUS ORIENTED STRUCTURES



FIP 825
3 p 64

PICAP II



255
0 8 8


8 mm

mask 3×2

TOSPICS

HIERARCHICAL IP ARCHITECTURE

HETEROGENEOUS / LOOSELY DISTRIBUTED




DYNAMIC PERMUTATION

STRUCTURES


CROSS BAR

N^2 SWITCHING ELEMENTS


DELAY: 1 LEVEL OF SWITCHING




BANYAN




OMEGA



DELTA



$\frac{N}{2} \log_2 N$ SWITCHING ELEMENTS
 DELAY: $\log_2 N$ LEVELS OF SWITCHING




ARRAY OF PROCESSORS

IMAGE ÷ PROCESSORS DISTRIBUTION


IMAGE DISTRIBUTED
OVER THE PEs

HPP, CLIP IV, BASE,
GAP, etc



PEs DISTRIBUTED
OVER THE IMAGE


PHP II, LIPP,
DAP, etc



15 ARCHITECTURES



MACCHINA SIMD A GRAN FINE

CONNETTIVITA' 8
BROADCASTING/GATING



SIMD ARRAYS

RECURSIVE NEAR NEIGHBOR INSTRUCTIONS




HISTOGRAMMING

I STEP - RAMP GENERATION OR LOADING

1	1	1	1	1	1
2	2	2	2	2	
3	3	3	3	3	
4	4	4	4	4	
5	5	5	5	5	


1 (loading)

II STEP - COLUMN HISTOGRAMMING: # CO-OCCURRENCES



128 shift & compare
+ increment

III STEP - RECURSIVE DOUBLING




127 shifts & 7 sums

SOBEL'S EDGE DETECTOR OPERATOR








G_x



G_y

I STEP



↓
shift

2 NN
word east






2 NN
sud west

STORE
CLEAR ACC

2 NN
east word

-2 NN
west sud

II STEP



$G_{HSB} \rightarrow \text{Mask}$

G_{HS}

$|G_x|$

$|G_y|$




Gradient


representation

SIMD. ARRAYS

SINGLE IMAGE NEIGHBORHOOD INSTRUCTIONS




$$P = \bigcup_{i=1}^8 (s_i \cap N_i)$$



4-Connected Edge Detection

$Z \leftarrow X \wedge NN \text{ (ALL8) OF } \sim X \text{ EDGE } 1$




8-Connected Edge Detection


$Z \leftarrow X \wedge NN \text{ (2 4 6 8) OF } \sim X \text{ EDGE } 1$

SIMD ARRAYS

BOOLEAN INSTRUCTIONS




Structures for Boolean instruction sub-processors



CELLULAR ARRAYS


PLANE TESSELATION

THE NEIGHBORHOOD ACCESS PROBLEM IS THE VON NEUMANN BOTTLENECK OF IMAGE PROCESSING




FOUR CONNECTED SQUARE ARRAY

MPP, LIPP, YAPP



SIX CONNECTED HEXAGONAL ARRAY


QLOPR, diH3,



EIGHT CONNECTED SQUARE ARRAY

CLIP IV, PICAP I, Cytocomputer, BASE, PHF

MATICI DI PROCESSORI



CANALI DEI DATI TRA
PROCESSORI ADIACENTI

FINED-GRAINED SIMD SYSTEMS

PROCESSOR

SINGLE BIT ALU LOGIC
FULL ADD TWO OUTPUT
SHIFT REGISTER (S)
ACTIVITY BIT

ARRAY

BROADCAST INSTRUCTIONS
4-6-8 CONNECTIVITY
ENABLED INTERCONNECTIONS

STORAGE

LOCAL MEMORY
PARALLEL FETCH

LOADING/UNLOADING


ROW SHIFT REGISTER
COLUMN PARALLEL

CONTROL


DEDICATED EXTERNAL CONTROLLER
HOST COMPUTER


RETI NEURALI

PERCEPTRON



RETI NEURALI MULTISTRATO



Struttura	Tipo di Regione Discriminante	Esempio di Regione Discriminante
Uno Strato 	Iperpiano	
Due Strati 	Poliedro Convesso	
Tre Strati 	Poliedro Arbitrario	