


Sequential Synchronous Circuit Analysis

✓ General Model

- Current State at time t is stored in an array of flip-flops.
- Next State at time $t+1$ is a Boolean function of State and Inputs.
- Outputs at time t are a Boolean function of State(t) and (sometimes) Inputs (t).



Example 1


- ✓ Input: $x(t)$
- ✓ Output: $y(t)$
- ✓ State: $(A(t), B(t))$
- ✓ What is the Output Function?

$$y(t) = \bar{x}(t)(B(t) + A(t))$$

- ✓ What is the Next State Function?

$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$B(t+1) = \bar{A}(t)x(t)$$




Example 1

- ✓ Where in time are inputs, outputs and states defined?

$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$y(t) = \bar{x}(t)(B(t) + A(t))$$

$$B(t+1) = \bar{A}(t)x(t)$$



State Table Characteristics

- ✓ *State table* - a multiple variable table with the following four sections:
 - *Present State* - the values of the state variables for each allowed state.
 - *Input* - the input combinations allowed.
 - *Next-state* - the value of the state at time $(t+1)$ based on the present state and the input.
 - *Output* - the value of the output as a function of the present state and (sometimes) the input.
- ✓ From the viewpoint of a truth table:
 - the inputs are Input, Present State
 - and the outputs are Output, Next State

Example 1: Alternate State Table

- $A(t+1) = A(t) x(t) + B(t) x(t)$
- $B(t+1) = \bar{A}(t) x(t)$
- $y(t) = \bar{x}(t) (B(t) + A(t))$

The time sequence of inputs, outputs, and flip-flop states can be enumerated in a **state table** (sometimes called **transition table**).

Table 5-2
State Table for the Circuit

Present State		Input x	Next State		Output y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Table 5-3
Second Form of the State Table

Present State AB	Next State		Output	
	$x = 0$ AB	$x = 1$ AB	$x = 0$ y	$x = 1$ y
00	00	01	0	0
01	00	11	1	0
10	00	10	1	0
11	00	10	1	0

State Diagrams

- ✓ The sequential circuit function can be represented in graphical form as a state diagram with the following components:
 - A circle with the state name in it for each state
 - A directed arc from the Present State to the Next State for each state transition
 - A label on each directed arc with the Input values which causes the state transition, and
 - A label:
 - On each circle with the output value produced, or
 - On each directed arc with the output value produced.


State Diagrams

✓ Label form:

- On circle with output included:
 - state/output
 - Moore type output depends only on state
- On directed arc with the output included:
 - input/output
 - Mealy type output depends on state and input


Example 1: State Diagram

- ✓ Which type?
- ✓ Diagram gets confusing for large circuits
- ✓ For small circuits, usually easier to understand than the state table



1/0 : means input = 1
output = 0

Analysis with JK Flip-Flops



✓ The circuit can be specified by the flip-flop input equations:

$$\begin{array}{ll} J^A = B & K^A = B \bar{x} \\ J^B = \bar{x} & K^B = \bar{A}x + A\bar{x} = A \quad x \end{array}$$

Analysis with JK Flip-Flop

- ✓ The circuit can be specified by the flip-flop input equations:

$$\begin{aligned}
 J_A &= B & K_A &= B \bar{x} \\
 J_B &= \bar{x} & K_B &= \bar{A}x + A\bar{x} = A \oplus x
 \end{aligned}$$

Table 5-4
State Table for Sequential Circuit with JK Flip-Flops

Present State		Input x	Next State		Flip-Flop Inputs			
A	B		A	B	J_A	K_A	J_B	K_B
0	0	0			0	0	1	0
0	0	1			0	0	0	1
0	1	0			1	1	1	0
0	1	1			1	0	0	1
1	0	0			0	0	1	1
1	0	1			0	0	0	0
1	1	0			1	1	1	1
1	1	1			1	0	0	0

Analysis with JK Flip-Flops

$$A(t + 1) = J\bar{A} + \bar{K}A$$
$$B(t + 1) = J\bar{B} + \bar{K}B$$

- ✓ Substituting the values of J_A and K_A from the input equations, we obtain the state equation for A:


$$A(t + 1) = \bar{B}\bar{A} + (\overline{Bx})A = \bar{A}\bar{B} + A\bar{B} + Ax$$

- ✓ The state equation provides the bit values for the column under next state of A in the state table. Similarly, the state equation for flip-flop B can be derived from the characteristic equation by substituting the values of J_B and K_B :

$$B(t + 1) = \bar{x}\bar{B} + (\overline{A \oplus x})B = \bar{B}\bar{x} + ABx + \bar{A}B\bar{x}$$

Analysis with JK Flip-Flops


- ✓ The state diagram of the sequential circuit is:



Analysis With T Flip-Flops

✓ Characteristic equation:

$$Q(t + 1) = T \oplus Q$$



$$T_A = Bx$$

$$T_B = x$$

$$y = AB$$

Analysis With T Flip-Flops

- ✓ Consider the previous sequential circuit. It has two flip-flops A and B, one input x, and one output y. It can be described algebraically by two input equations and an output equation:

$$T_A = Bx$$

$$T_B = x$$

$$y = AB$$

$$\begin{aligned} A(t+1) &= (\overline{Bx})A + (Bx)\overline{A} \\ &= A\overline{B} + A\overline{x} + \overline{A}Bx \end{aligned}$$

$$B(t+1) = x \oplus B$$

Table 5-5

State Table for Sequential Circuit with T Flip-Flops

Present State		Input	Next State		Output
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

Analysis With T Flip-Flops


- ✓ Characteristic equation:

$$Q(t + 1) = T \oplus Q$$

Table 5-5
State Table for Sequential Circuit with T Flip-Flops

Present State		Input	Next State		Output
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1


00/0 : means
state is 00



(b) State diagram

Example 1: Sequential Circuit Analysis

✓ Logic Diagram:



Example 2: Flip-Flop Input Equations

✓ Variables


- Inputs: None
- Outputs: Z
- State Variables: A, B, C

✓ Initialization: Reset to (0,0,0)

✓ Equations

- $A(t+1) = BC$
- $B(t+1) = \overline{B}C + B\overline{C}$
- $C(t+1) = \overline{A}C$

$$Z = A$$




Example 2: State Table

$$\begin{aligned}A(t+1) &= BC \\B(t+1) &= \overline{B}C + B\overline{C} \\C(t+1) &= \overline{A}\overline{C}\end{aligned}$$

$$Z = A$$

$A \ B \ C$ (t)	$A' \ B' \ C'$ $(t+1)$	Z
0 0 0	0 0 1	0
0 0 1	0 1 0	0
0 1 0	0 1 1	0
0 1 1	1 0 0	0
1 0 0	0 0 0	1
1 0 1	0 1 0	1
1 1 0	0 1 0	1
1 1 1	1 0 0	1

Example 2: State Diagram



A B C (t)	A' B' C' (t+1)	Z
0 0 0	0 0 1	0
0 0 1	0 1 0	0
0 1 0	0 1 1	0
0 1 1	1 0 0	0
1 0 0	0 0 0	1
1 0 1	0 1 0	1
1 1 0	0 1 0	1
1 1 1	1 0 0	1


- ✓ What is the function of the circuit?
- ✓ Which states are used?

Analysis with D Flip-Flop

- ✓ The circuit we want to analyze is described by the input equation

$$D_A = A \oplus x \oplus y$$

- ✓ The D_A symbol implies a D flip-flop with output A . The x and y variables are the inputs to the circuit. No output equations are given, so the output is implied to come from the output of the flip-flop.




Analysis with D Flip-Flop

- ✓ The binary numbers under Axy are listed from 000 through 111. The next state values are obtained from the state equation
$$D_A = A \oplus x \oplus y$$
- ✓ The state diagram consists of two circles—one for each state

Present state	Inputs		Next state
A	x	y	A
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(b) State table




(c) State diagram

Equivalent State Definitions

- ✓ Two states are **equivalent** if their response for each possible input sequence is an identical output sequence.
- ✓ Alternatively, two states are equivalent if their outputs produced for each input symbol is identical and their next states for each input symbol are the same or equivalent.
- ✓ Two states that are not equivalent are **distinguishable**



Equivalent State Example 1

- ✓ For states S_3 and S_2 ,
 - the output for input 0 is 1 and input 1 is 0, and
 - the next state for input 0 is S_0 and for input 1 is S_2 .
 - states S_3 and S_2 are equivalent.



Equivalent State Example

- ✓ Replacing S_3 and S_2 by a single state gives state diagram:
- ✓ Examining the new diagram, states S_1 and S_2 are equivalent since
 - their outputs for input 0 is 1 and input 1 is 0, and
 - their next state for input 0 is S_0 and for input 1 is S_2 ,
- ✓ Replacing S_1 and S_2 by a single state gives state diagram:




Moore and Mealy Models


- ✓ Sequential Circuits or Sequential Machines are also called *Finite State Machines (FSMs)*. Two formal models exist:
 - Moore Model
 - Named after E.F. Moore
 - Outputs are a function ONLY of states
 - Usually specified on the states.
 - Mealy Model
 - Named after G. H. Mealy
 - Outputs are a function of inputs AND states
 - Usually specified on the state transition arcs.

Moore and Mealy Example Diagrams

- ✓ Mealy Model State Diagram
maps inputs and state to outputs




- ✓ Moore Model State Diagram
maps states to outputs




Moore and Mealy Example Tables

- ✓ Mealy Model state table maps inputs and state to outputs



Present State	Next State		Output	
	x=0	x=1	x=0	x=1
0	0	1	0	0
1	0	1	0	1


- ✓ Moore Model state table maps state to outputs



Present State	Next State		Output
	x=0	x=1	
0	0	1	0
1	0	2	0
2	0	2	1

Mixed Moore and Mealy Outputs

- ✓ In real designs, some outputs may be Moore type and other outputs may be Mealy type.
- ✓ Example: Figure can be modified to illustrate this
 - State 00: Moore
 - States 01, 10, and 11: Mealy
- ✓ Simplifies output specification




State Reduction

Example :

state	a	a	b	c	d	e	f	f	g	f	g	a
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

Initial point



State Diagram

State Reduction

- ✓ We now proceed to reduce the number of states for this example. First, we need the **state table**; it is more convenient to apply procedures for state reduction using a table rather than a diagram. The state table of the circuit is listed in Table 5-6 and is obtained directly from the state diagram.

Table 5-6
State Table

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>g</i>	<i>f</i>	0	1
<i>g</i>	<i>a</i>	<i>f</i>	0	1

State Reduction

- ✓ States *g* and *e* are two such states: they both go to states *a* and *f* and have outputs of 0 and 1 for $x=0$ and $x=1$, respectively. Therefore, states *g* and *e* are equivalent and one of these states can be removed. The procedure of removing a state and replacing it by its equivalent is demonstrated in Table 5-7. The row with present *g* is removed and state *g* is replaced by state *e* each time it occurs in the next-state columns.

Table 5-7
Reducing the State Table

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>e</i>	<i>f</i>	0	1

State Reduction

- ✓ Present state *f* now has next states *e* and *f* and outputs 0 and 1 for $x=0$ and $x=1$, respectively. The same next states and outputs appear in the row with present state *d*. Therefore, states *f* and *d* are equivalent and state *f* can be removed and replaced by *d*. The final reduced table is shown in Table 5-8. The state diagram for the reduced table consists of only five states.

Table 5-8
Reduced State Table



Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>d</i>	0	1
<i>e</i>	<i>a</i>	<i>d</i>	0	1

State Reduction

Example :

state a a b c d e f f g f g a
 input 0 1 0 1 0 1 1 0 1 0 0
 output 0 0 0 0 0 1 1 0 1 0 0

state a a b c d e d d e d e a
 output 0 0 0 0 0 1 1 0 1 0 0



State Assignment

Table 5-9
Three Possible Binary State Assignments

State	Assignment 1 Binary	Assignment 2 Gray code	Assignment 3 One-hot
<i>a</i>	000	000	00001
<i>b</i>	001	001	00010
<i>c</i>	010	011	00100
<i>d</i>	011	010	01000
<i>e</i>	100	110	10000

Table 5-10
Reduced State Table with Binary Assignment 1

Present State	Next State		Output	
	<i>x</i> = 0	<i>x</i> = 1	<i>x</i> = 0	<i>x</i> = 1
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1